The current forward error correction (FEC) scheme for very high bit-rate digital subscriber line (VDSL) systems in the ANSI standard employs a 16-state fourdimensional (4D) Wei code as the inner code and the Reed-Solomon (RS) code as the outer code. The major drawback of this scheme is that further improvement cannot be achieved without a substantial increase in the complexity and power penalty. Also, a VDSL system employing the 4D Wei-RS scheme operates far below the channel capacity. In 1993, powerful turbo codes were introduced whose performance closely approaches the Shannon limit. In this paper, we propose a bandwidth and power efficient turbo coding scheme for VDSL modems in order to obtain high data rates, extended loop reach and increased transmission robustness. We also propose a pipelined decoding scheme to reduce the latency at the receiver end. The objective of the proposed scheme is to provide a higher coding gain than that given by the 4D Wei-RS scheme, resulting in an improved performance of the VDSL modems in terms of bit rate, loop length and transmitting power. The scheme is investigated for various values of transmitting power, signaling frequencies and numbers of crosstalkers for a targeted bit error rate of 10 −5 and is implemented in a system with a quadrature amplitude modulation in which a mixed set partitioning mapping is employed to reduce the decoding complexity. The effects of code complexity, interleaver length, the number of decoding iterations and the level of modulation on the performance of VDSL modems are explored. Simulation results are presented and compared to those of the 4D Wei-RS scheme. The results show that the choice of turbo codes not only provides a significant coding gain over the standard FEC scheme but also efficiently maximizes the loop length and bit rate at a very low transmitting power in the presence of dominant far-end crosstalk and intersymbol interference. In order to compare the hardware complexity, we synthesize the proposed and 4D Wei-RS schemes using Process (2008) 27: 563-597 SYNOPSYS with the target technology of Xilinx 4020e-3. The Xilinx field programmable gate array statistics of the proposed scheme is compared with that of the 4D Wei-RS scheme.
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Introduction
A very high bit-rate digital subscriber line (VDSL) provides transport of high bit-rate digital information over telephone subscriber loops. The frequency band of a VDSL system can occupy a range of 300 KHz to 30 MHz. Within this high frequency range, the main issue in VDSL technology is the length of the twisted pair loops that can be realized for a given data rate. For such a high frequency of operation, the data can be reliably transmitted only on short loop lengths. In order to increase the loop length, the bit rate has to be compromised. To ensure reliable transmission of data over longer loops and also to provide the end user with a maximal bit rate at a very low bit error rate (BER), a good forward error correction (FEC) scheme with a high coding gain is required. The FEC scheme for the VDSL system under consideration in the T1.413 proposal is a concatenated coding scheme consisting of an inner trellis code (a fourdimensional (4D) Wei code [19] ) and an outer Reed-Solomon (RS) code [14] . There are two problems with this approach. First, the system operates far below the channel capacity. Second, the power penalty is higher for multidimensional constellations, i.e., more power is required to allocate the bits in multiple dimensions [23] .
The introduction of turbo codes in 1993 by Berrou [2] is perhaps one of the most important contributions to coding theory in this decade. The performance of this coding scheme closely approaches the Shannon limit. This coding scheme consists of two parallel recursive systematic convolutional (RSC) encoders separated by an interleaver and uses an iterative soft-input soft-output (SISO) decoder. However, the conventional turbo codes are low-rate codes. In order to achieve a high-transmission spectral efficiency along with a large coding gain, the general method is to combine the turbo codes with a bandwidth efficient modulation scheme. Subsequently, various authors have proposed different approaches to bandwidth efficient turbo coding schemes [5, 13, 16] .
In this paper, we propose a bandwidth efficient turbo coding scheme that is more suitable for VDSL modems. The objective of this scheme is to provide a higher coding gain than that given by the standard Wei code, resulting in an improved performance of the VDSL modems in terms of the bit rate, loop length and transmitting power. Also, due to the large volume of data in VDSL applications, the use of bandwidth efficient turbo codes avoids the problem of a fixed length code word. Some design criteria are presented for constructing good constituent codes for VDSL applications. The interleaver size, the number of decoder iterations, the code complexity and the level of modulation are the important parameters in determining the coding gain provided by the turbo codes. Hence, the effects of these parameters on the performance of the VDSL modems with respect to the bit rate, loop length and transmitting power are explored. The proposed scheme is investigated for different signal frequencies, values of transmitting power and numbers of crosstalkers. Also, since the VDSL
